

# Intellectual Property Protection of $\mu$ P cores

Luis Parrilla<sup>#</sup>, Encarnación Castillo<sup>#</sup>, Antonio García<sup>#</sup>, Elías Todorovich<sup>\*</sup>,

Daniel González<sup>#</sup>, Antonio Lloris<sup>#</sup>

<sup>#</sup>*Dept. Electronics and Computer Technology. CITIC-UGR. University of Granada. (Spain)*

<sup>1</sup>lparrilla@dittec.ugr.es

<sup>2</sup>encas@dittec.ugr.es

<sup>3</sup>grios@dittec.ugr.es

<sup>\*</sup>*Dept. Computer Engineering. Universidad Autónoma de Madrid (Spain)*

<sup>4</sup>etodorov@uam.es

**Abstract**— Microprocessor and microcontroller cores are widely used in digital design. In this paper, a new protection scheme for intellectual protection of microprocessor cores is presented. The procedure can perform this task in two ways: the hosting of a digital signature using watermarking techniques, that allows claiming authorship rights; and the introduction of additional hardware limiting the functionality of the core until the correct activation code is entered. This last feature enables the distribution of cores in “demo” mode. The protection method, named  $\mu$ IPP@HDL provides a robust protection system, while maintaining low overhead and a reasonable area increase, as experimental results show.

**Keywords**— Microprocessor, IP cores, Intellectual Property Protection, FPGAs, Hardware Activation

## I. INTRODUCTION

Reuse-based design [1] has emerged as one of the most important methodologies for integrated circuit design, with reusable Intellectual Property (IP) cores enabling the optimization of company resources due to reduced development time and costs. This is of special interest in the Field-Programmable Logic (FPL) domain. However, this design methodology has brought to light the intellectual property protection (IPP) of those modules, with most forms of protection in the EDA industry being difficult to translate to this domain. However, IP core watermarking [2][3][4] has emerged as a tool for IP core protection. Although watermarks may be inserted at different levels of the design flow, watermarking Hardware Description Language (HDL) descriptions [5][6] has been proved to be a robust and secure option. The embedding of a watermark at this design level provides the most tampering resistant schemes since the signature is embedded in preliminary stages, and it is dragged through the whole design flow [6]. In this sense, IPP@HDL [6] procedure provides create a protection framework for IP cores by spreading a digital signature at the HDL design level through memory structures or combinational logic included in the design.

Although IPP@HDL can be applied directly to protect microprocessor ( $\mu$ P) based designs, some difficulties in order to extract the digital signature must be considered:

- In  $\mu$ P-based systems, the data bus is not always part of the I/O connections and it can be difficult to introduce the Signature Extraction Sequence (SES). The RESET pin can be an option to overcome this inconvenient.
- The data output of the microprocessor is usually connected to an I/O controller, and it could become a problem to verify the digital signature because the absence of direct access to output pins. Another issue is the possible damages that connected peripherals could suffer due to the “anomalous” stream of bits that compose the signature.

These considerations and the high number of IP cores including microprocessors and microcontrollers justify an extension of IPP@HDL suitable for the protection of such systems. In this sense, this paper presents a modification of IPP@HDL for  $\mu$ P based systems, maintaining the features of low area impact and non-relevant overhead for the protected system. The method, named  $\mu$ IPP @HDL, presents the same structure than IPP@HDL, providing robust watermarking protection, an easy and non-destructive procedure for signature extraction and adds the new feature of “Hardware Activation” that allows the distribution of “demo” versions of protected cores.

## II. WATERMARKING IP PROTECTION

IPP@HDL [6] protects digital systems by spreading the bits of a digital signature through memory structures or combinational logic included in the high-level description of the design. Thus, the signature is propagated through the whole design flow down to the physical implementation, independently of the target technology (ASIC, FPGA, etc.). The signature spreading does not require additional system resources. In addition, the proposed watermarking technique includes an easy and secure procedure [6] for non-destructive signature extraction. This procedure requires some hardware to be included into the system. This hardware will detect the petition for signature extraction and will perform this task, showing the signature bits as a data sequence at the output of the protected system. This watermarking technique makes the

signature bits to be part of the original design, while the system itself extracts the signature bits when it is required to do so. Based on the choices to perform the bit spreading, it is possible to distinguish between a signature embedding strategy and a signature hosting strategy.

In the signature embedding alternative, the signature spreading is achieved by embedding the signature bits into non-used cells of memory structures included and described in the HDL code of the design. RNS-based (Residue Number System) applications [6] have traditionally made extensive use of memory structures, some of them with unused positions, so designs based on RNS were initially chosen for illustrating this strategy. Since these memory structures are sometimes used as look-ups for mapping combinational logic, unused memory also represents in these cases unused “don’t care” input and output patterns. In this way, those patterns might be used for forcing the spreading of signature bits into the combinational logic of the system during HDL description. Thus, as a natural extension of this signature embedding strategy, it is possible to look for or to identify blocks of the signature bits within the output patterns of the combinational logic included in the design, independently of the logic structure used for its implementation (look-up, logic gate networks, etc.). This extension of the watermarking technique has been called signature hosting strategy [6]. In this case, any attempt to modify or to remove one single bit of the hosted signature will change the functionality of the combinational parts of the design, thus modifying the proper functioning of the system. These watermarking strategies are not related in any way to the resources that will be used for the physical implementation of the design. Moreover, they are neither related to the logic resources or primitives derived from the logic synthesis process. The signature bits are embedded or hosted at the high-level HDL description of the design, taking advantage of output patterns of combinational logic or memory structures included into the original design description. Because of this, IPP@HDL propagates through the whole design flow down to the physical implementation, so the system is protected from the first stages of logic synthesis without requiring any re-synthesis, it keeps this protection through place&route for whatever target technology is considered, and the final physical implementation is also protected.

Another important feature of IPP@HDL is the availability of signature extraction [6]. This process is activated by feeding the system with a predetermined Signature Extraction Sequence (SES), which may be either manually selected or generated with an LFSR. Thus, the protected system includes minimum modifications in order to detect this SES and consequently extract the signature. Concretely, once the SES has been detected, the signature extraction additional logic addresses or applies proper input patterns to every module of the system where signature blocks have been embedded and/or hosted, instead of those being applied during normal operation of the hardware. This additional hardware has also to conveniently route the output of these modules to the circuit output [6]. In this way, the circuit keeps working following its

normal operation but, during a few clock cycles, the system output consists of the digital signature bit blocks. The digital signature is then obtained grouping these signature bit blocks properly and is ready for whatever validation it is required. Recently, this watermarking scheme has been extended with the development of an automated tool for signature extraction [7].

Therefore, IPP@HDL can be applied to any digital system, with the assumption that it read data at the input pins and presents the results at a set of output pins. The SES is entered at the inputs of the system and the extracted digital signature is observed at the output pins. This scenario is slightly different in  $\mu$ P-based systems: generally, the input data for a  $\mu$ P are stored in memory and the results are also stored in memory. Accordingly, it is difficult to introduce the SES using the input pins of the system, and to recover the digital signature from any output pins. Thus, in the next section some modifications for the IPP@HDL are proposed in order to enable the IP protection of  $\mu$ P-based systems.

### III. PROTECTION OF $\mu$ P-BASED SYSTEMS

The underlying idea for adapting IPP@HDL to the protection of  $\mu$ P cores consists of introducing the SES by means of a byte sequence stored in memory, and recovering the extracted signature through the system’s memory.

There are two main approaches to accomplish these objectives,

- Introduce a signature co-processor: this implies the introduction of additional circuitry to scan the RAM memory in order to detect the SES, and then, proceed with the extraction of the signature, storing it in a reserved memory location.
- Modify the  $\mu$ P extending the instruction set in order to perform the signature extraction.

These two alternatives are analysed in the following.

#### A. Signature co-processor

In this approach, the SES is introduced into the memory using the standard peripherals provided by the system under protection, and the coprocessor scans the RAM memory in order to detect the SES. When SES is detected, the co-processor interrupts the  $\mu$ P, perform the signature extraction and stores digital signature in a prefixed memory location. The main advantages of this approach are:

- It can be applied to any  $\mu$ P, since the design is independent of the system under protection.
- The coprocessor works in parallel with the  $\mu$ P, and the impact on performance is negligible.

As drawbacks, the following issues stand out:

- Profuse additional circuitry is required in order to scan the memory without collision problems, thus important impact on area may occur.

- The coprocessor is an independent entity, so it is more vulnerable to attacks than if the protection is embedded into the  $\mu P$ .

### B. Extension of the instruction set

The other approach considered consists of extending the instruction set of the  $\mu P$  taking advantage of unused opcodes. This method is in line with the protection scheme provided by IPP@HDL, because the protection is hosted inside the core. Thus, any attempt to modify or remove the signature will affect to the correct functioning of the system, providing high invulnerability properties. The introduction of additional instructions must not have serious effects in performance, and the additional hardware needed for extraction is manageable. Regarding the drawbacks, this approach requires a specific design solution for every  $\mu P$  family under protection. However, it has not to be an obstacle if the changes to perform in the HDL code of the  $\mu P$  are not too complex.

This approach has been the preferred to be implemented into  $\mu IPP@HDL$ . The flow diagram to introduce a digital signature in a  $\mu P$  core by extending the instruction set is presented in Fig. 1, and can be summarized as follows:

- 1) *Generation of the digital signature.* A hash cryptographic function, generally MD5 or SHA1, is applied to a public document containing the author of the core, the client, and the license agreement. This hash will be used as digital signature.
- 2) *Introduction of the digital signature.* The digital signature is embedded into the core under protection by introducing new instructions in the  $\mu P$ . Unused opcodes are selected to perform this operation and these new instructions will be used to extract the signature.
- 3) *Extraction of the signature.* When the signature needs to be extracted, the new instructions added to the instruction set of the  $\mu P$  have to be called. Thus, a program needs to be stored into memory and executed. This will be the SES in this protection scheme. The extracted signature is stored in memory locations specified in the extraction program.

With this scheme it is possible to claim the authorship of  $\mu P$  cores, in the same way of IPP@HDL. Additionally, taking advantage of the programming possibilities offered by  $\mu P$ s, new features can be enabled. Concretely, introducing the concept of hardware activation, it is feasible to distribute cores in “demo” mode for demonstration purposes and later “activate” the core to obtain full functionality. This interesting feature is also included in  $\mu IPP@HDL$  and provides a valuable tool for IP core developers to release its developments. The following section describes this issue.




Fig. 1  $\mu P$  IP core Protection extending the instruction set.

## IV. HARDWARE ACTIVATION

The concept of hardware activation is based on the well known activation process of software applications [8]. However, some important differences in characteristics of software and hardware must be beared in main:

- Software applications have not restrictions in size due to low cost of massive memory devices. In hardware systems, the area is a critical design factor.
- Nowadays, all computers are connected to internet, so software applications can interact with the licenser to perform activation process. Hardware cores are not connected, thus activation has to be carried out by the client.

In this way, the proposed flow for the activation protection scheme is presented in Fig. 2 and explained below:

1) *Generation of the activation number.* The activation code is generated and embedded into the core. Two alternatives have been considered:

- Use an LFSR with different seeds. The hardware for detecting the activation code is the same for all cores, simplifying the design process. There are several codes that activates the same core (similar to the registration code used in software)
- Generate a random code. This method is more secure, providing only a code that activates each core. As drawback, it is necessary to generate a different core for every client (with minimal differences, but time consuming).

2) *Modification of the core.* The  $\mu P$  core is modified in two ways:

- New instructions are added to the  $\mu P$  core in order to detect the activation code. This task is carried out in a similar way than the digital signature introduction process.
- Some features of the  $\mu P$  core are disabled until the activation code is checked. The core remains in “demo” mode until the activation process is accomplished. The activation needs to be completed in every power-on of the system. Thus, the activation code must be included in the ROM or firmware of the system developed by the customer.




Fig. 2  $\mu P$  hardware activation flow.

3) *Activation.* The activation process is performed by executing new instructions added to the  $\mu P$ . These instructions take the bytes of the activation code and compare them with the internal values embedded into the core. If the code is correct, the system is activated and all functionalities of the  $\mu P$  are enabled. Otherwise, the  $\mu P$  remains in “demo” mode.

#### V. $\mu IPP@HDL$

The  $\mu IPP@HDL$  protection framework combines the IP protection provided by embedding a digital signature using watermarking techniques, and the distribution of limited versions of the core with the possibility of an easy activation for full functionality. These aspects have been detailed in previous sections and are based in the extension of the instruction set of the microprocessor to host the signature, facilitate the signature extraction and perform hardware activation. As in IPP@HDL, the protection is introduced at the high-levels of description, being dragged through the entire design flow. For the designer, the main work resides in the modification of the instruction set state machine in order to introduce the new instructions. When this task is completed, the protection of an individual core is reduced to changing some parameters in an HDL file. In the next section, a detailed example shows a practical application to protect a Z80 [9] clone  $\mu P$  core, with Fig. 3 showing the general flow of  $\mu IPP@HDL$ .




Fig. 3  $\mu IPP@HDL$  general flow diagram.

## VI. DESIGN EXAMPLE

To illustrate the protection scheme offered by  $\mu\text{IPP@HDL}$  and evaluate the impact on performance and area due to the additional hardware, a design example has been developed using a Z80 clone core named T80 [10]. The  $\mu\text{P}$  has been implemented on a Virtex 5 device by Xilinx, using ISE 10.1 tools. For the IP protection, a MD-5 digital signature was hosted by extending the instruction set of the targeted  $\mu\text{P}$ . Four new instructions were created, with opcodes ED20, ED21, ED22 and ED23. Table I shows the name, opcode and operations performed by this instructions. SIG1 extracts four 8-bit blocks (BL01, BL02, BL03 and BL04) of the signature, and stores them in consecutive memory addresses beginning by the one pointed by the HL register pair. SIG2, SIG3 and SIG4 operate in a similar way. Thus, the signature extraction can be performed by executing the program listed in Fig. 4. Fig.6 shows the extraction process for the signature C2DA0F795D03238FBD72AB3051000F81 in a post place&route simulation for a Xilinx Virtex 5 [11] device (xc5vlx30-1ff676). In the figure can be observed the 'C2' value in the data bus "d" when the content in address '0100' is read ("a" signal), 'DA' in address '0101' and so on.

TABLE I  
INSTRUCTIONS FOR SIGNATURE EXTRACTION

Opcode	Name	Function
ED20	SIG1	(HL) $\leftarrow$ BL01; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL02; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL03; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL04; HL $\leftarrow$ HL+1
ED21	SIG2	(HL) $\leftarrow$ BL05; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL06; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL07; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL08; HL $\leftarrow$ HL+1
ED22	SIG3	(HL) $\leftarrow$ BL09; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL10; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL11; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL12; HL $\leftarrow$ HL+1
ED23	SIG4	(HL) $\leftarrow$ BL13; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL14; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL15; HL $\leftarrow$ HL+1 (HL) $\leftarrow$ BL16; HL $\leftarrow$ HL+1

Opcode	Mnemonic	Comments
21 00 01:	LD HL,\$0100 ;	Address memory extraction
ED20:	SIG1 ;	extraction of BL01 to BL04 blocks
ED21:	SIG2 ;	extraction of BL05 to BL08 blocks
ED22:	SIG3 ;	extraction of BL09 to BL12 blocks
ED23:	SIG4 ;	extraction of BL13 to BL16 blocks

Fig. 4. Z80 program for MD5 signature extraction.

The hardware activation feature has been achieved introducing also four new instructions (to handle a 64-bit activation code), which compare the activation blocks addressed by the HL register pair with the embedded ones. The activation is completed only if all the activation instructions are executed and all comparisons are successful. Fig. 5 shows the activation program, and Fig. 7 shows a simulation of the activation process. The signal "activacion" has value '1' when comparing activation blocks, and "activado" takes '1' value at the end of the simulation because all the comparisons were successful.

TABLE II  
INSTRUCTIONS FOR ACTIVATION

Opcode	Name	Function
ED30	ACT1	BLA01 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1 BLA02 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1
ED31	ACT2	BLA03 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1 BLA04 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1
ED32	ACT3	BLA05 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1 BLA06 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1
ED33	ACT4	BLA07 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1 BLA08 $\leftrightarrow$ (HL) ; HL $\leftarrow$ HL+1

opcode	Mnemonic	Comments
21 00 01:	LD HL,\$0100 ;	address for activation code
36 A1:	LD(HL),\$a1 ;	store the first activation block in memory
23:	INC HL ;	next address
36 B1	LD (HL),\$b1 ;	store the second block
....		complete the store of the 64-bit activation code
ED30:	ACT1 ;	check activation blocks BLA01 and BLA02
ED31:	ACT2 ;	check activation blocks BLA03 and BLA04
ED32:	ACT3 ;	check activation blocks BLA05 and BLA06
ED33:	ACT4 ;	check activation blocks BLA06 and BLA07

Fig. 5. Z80 program for hardware activation




Fig. 6 Digital signature extraction in a T80 protected core.



Fig. 7. Activation process in a T80 with hardware activation feature.

Table III presents the synthesis results for four versions of the T80 core. The first line corresponds to the unmodified T80, the second one to a T80 with a 128-bit digital signature for IP protection, the third one is a T80 with activation capability: in “demo” mode the CALL instruction is disabled; when activated, the full instruction set is available. The fourth one includes all the features of  $\mu$ IPP@HDL, IP protection and hardware activation.

Performance has been evaluated in terms of the maximum frequency, and the hardware introduced for signature extraction and hardware activation have no significant effects over this parameter. For area results, two parameters have been considered: the number of slice registers and the number of slice LUTs [11]. In both of them, assumable increments are required for the additional circuitry.

TABLE III  
SYNTHESIS RESULTS

$\mu$ P	Slice Registers	Slice LUTs	Max. Fec.
T80	238	1412	104 Mhz
T80 with MD5 signature	249	1678	105 Mhz
T80 with 64-bit activation	248	1577	106 Mhz
T80 with MD5 and 64-bit activation	257	1628	107 Mhz

## VII. CONCLUSIONS

A new framework for the protection of  $\mu$ P cores has been presented. The protection scheme is derived from the IPP@HDL procedure and it has been adapted to the singularities of  $\mu$ P cores, overcoming the problems for the digital signature extraction in such systems. Additionally, the feature of hardware activation has been introduced, allowing the distribution of  $\mu$ P cores in a “demo” mode and a later activation that can be easily performed by the customer by executing a simple program. A design example has been presented for a Z80 class core, showing that the additional hardware introduced for protection and/or activation has no effect over the performance, and showing an assumable area increase.

## ACKNOWLEDGMENTS

This work was partially funded by Spain’s Plan Nacional I+D+I under project TEC2007-68074-C02-01/MIC. CAD tools and supporting materials were provided by Xilinx, Inc. under University Program agreements.

## REFERENCES

- [1] M. Keating and P. Bricaud, *Reuse Methodology Manual for System-on-a-Chip Designs*. Kluwer Academic Publishers, 1998.
- [2] I. Cox, M. Miller, and J. Bloom, *Digital Watermarking: Principles & Practice*. Morgan Kaufmann, 2001.
- [3] E. Charbon and I. Torunoglu, “Watermarking techniques for electronic circuit designs,” *Lecture Notes in Computer Science*, vol. 2613, pp. 147–169, 2003.
- [4] B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, “Watermarking techniques for intellectual property protection,” in *Proc. of the Design Automation Conference*, 1998, pp. 776–781.
- [5] F. Houshanfar, I. Hong, and M. Potkonjak, “Behavioral synthesis techniques for intellectual property protection,” *ACM Transactions on Design Automation of Electronic Systems*, vol. 10, no. 3, pp. 523–545, July 2005.
- [6] E. Castillo, U. Meyer-Baese, A. García, L. Parrilla, and A. Lloris, “IPP@HDL: Efficient intellectual property protection scheme for IP cores,” *IEEE Trans. VLSI Syst.*, vol. 15, no. 5, pp. 578–591, May 2007.
- [7] E. Castillo, L. Parrilla, A. García, U. Meyer-Baese, A. Lloris, and G. Botella, “Automated signature insertion in combinational logic patterns,” in *Proc. of 4th Southern Conference on Programmable Logic*, 2008, pp. 183–186.
- [8] Richardson, III, “System for software registration”, United States Patent No. 5,490,216. February 2006.
- [9] Gaonkar, Ramesh S.: *The Z80 microprocessor: architecture, interfacing, programming, and design*, 3rd ed., Ed. Upper Saddle River: Prentice-Hall, 2001.
- [10] Warner, D. T80 cpu [Online]. Available: <http://www.opencores.org/?do=project&who=t80>
- [11] Xilinx, Inc., *Virtex-5 User Guide*. [Online]. Available: <http://www.xilinx.com/support/documentation/userguides/ug190.pdf>